

When Performance Portability is less than Perfect

Matching Applications to Architectures

ARM

Mark O'Connor

Director Product Management, HPC & Server Tools

CoE PP, Denver
08 / 2017

© ARM 2017

allinea
Now part of **ARM**

DEVELOPER TOOLS PERFORMANCE REPORTS INDUSTRIES TRIALS PURCHASE HELP NEWS BLOG COMPANY

UNLEASH THE POTENTIAL OF YOUR CODE

Try the best in class complete debugger and profiler suite for developing, porting and optimizing high performance code across platforms.

allinea FORGE

[Read more...](#)

SIGN UP TO WEBINAR

See live and recorded webinars tackling software performance issues with Alinea tools.

[Sign up now...](#)

allinea PERFORMANCE REPORTS

Challenge your software to faster results – see all the facts about your code performance in one clear report!

[Read more...](#)

ARM acquires Alinea Software: The exciting road ahead - By David Lecomber, CEO, Alinea

From climate modeling to astrophysics, from financial modeling to engine design, the power of clusters and supercomputers advances the frontiers of knowledge and delivers results for industry. Writing and deploying software that exploits that computing power is a demanding challenge - it needs to run fast, and run right. That's where Alinea comes in.

[Discover performance, today](#)

[Develop with Alinea Forge](#)



Alinea: leaders in cross-platform developer tools for HPC



Portable performance \neq equivalent performance

Case study: Haswell vs KNL

Different applications benefit from the KNL architecture to different degrees





Source: <http://www.prace-ri.eu/best-practice-guide-knights-landing-january-2017/>

Can we predict application performance?


Cori saw I/O performance differences when changing CPU architecture

Microkernels work for single-core optimization, not application characterization



Current attempts at application characterization

Summary: clover_leaf is **CPU-bound** in this configuration



This application run was **CPU-bound**. A breakdown of this time and advice for investigating further is in the **CPU** section below. As little time is spent in **MPI** calls, this code may also benefit from running at larger scales.

CPU

A breakdown of the **80.6%** CPU time:



The per-core performance is **memory-bound**. Use a profiler to identify time-consuming loops and check their cache performance.

Little time is spent in **vectorized instructions**. Check the compiler's vectorization advice to see why key loops could not be vectorized.

I/O


A breakdown of the **0.1%** I/O time:



Most of the time is spent in **write operations** with a **very low** effective

MPI

A breakdown of the **19.4%** MPI time:



Most of the time is spent in **point-to-point calls** with a low transfer rate. This can be caused by inefficient message sizes, such as many small messages, or by imbalanced workloads causing processes to wait.

The collective transfer rate is **very low**. This suggests load imbalance is causing synchronization overhead; use an MPI profiler to investigate further.

OpenMP

A breakdown of the **99.6%** time in OpenMP regions:



OpenMP thread performance looks good. Check the CPU breakdown for


Single page summary per application

- CPU vs MPI vs I/O breakdown
- Time in vector and memory instructions
- Effective MPI and I/O bandwidth
- Memory usage
- OpenMP / threading efficiency


Also available in Alinea MAP, plus:

- Breakdown over time and per source line:

Breakdown of the 57.9% time spent on this line:




Time in instructions executed:



Standardizing application characterization

Characterizing CPU performance – the roofline model



FLOPs/second plotted against FLOPs/byte – very successful for compute characteristics
A CPU-centric view of application performance. Can we extend it for storage hierarchies?



What would the roofline model for application portability look like?

Can we boil it down to two dimensions? Or a series of plots looking at different aspects?

Cache-aware roofline model



Extend to I/O-aware roofline model? Accelerator-aware roofline model?

If we want this, we need specific, reliable cross-manufacture performance counters.

Moving away from using as a loop-optimization tool to characterizing many applications on a cluster.

Exploring further extensions to the model

What happens if we tweak the vertical axis?

Performance isn't just Gflops/s. Some interesting alternatives:

Gflops/cycle



Does this allow us to compare different architectures more meaningfully?

Gflops/joule

What if energy to solution across the cluster is more important than time to solution for each individual run?

Gflops/\$

Can we now compare cloud offerings and bare-metal runs? Do our horizontal bars now show the trade-off in bursting to a cloud provider?



Other options to match applications to hardware

Machine learning

- Train an autoencoder to reduce dimensionality to 2D or 3D
- Cluster and predict

Reinforcement learning

- Train an end-to-end network to optimally place applications on clusters
- Plenty of training data available

Training and best practices

- Let *users* decide where to run their code
- Training humans may be harder than training machines

Thank-you!
Questions and discussion

The ARM logo is displayed in a bold, white, sans-serif font. It is positioned on the left side of the slide, set against a background of overlapping diagonal bands in various shades of blue and teal.

ARM

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

Copyright © 2017 ARM Limited

© ARM 2017